Thursday, December 03, 2009
Intel announces Terascale chip Bangalore

Less cores, but more floating computing in each.
Running between 25 and 125W TDP modes. Hardware cache coherence removed.
Interestingly enough, Microsoft Barrelfish OS eschews share memory schemes in favor of message passing and a kind of database that shuttles information between cores.